Abstract -As technology approaches deep sub-micron technology and clock frequency approaches Giga Hertz, the signal integrity problem of the high speed interconnect is becoming a more and more serious issue. In this paper, we propose a pseudo-exhaustive testing scheme for signal integrityfaults ofhigh speed SoC interconnects
I. INTRODUCTION
Signal integrity testing mainly deals with the issues of integrity loss fault model, pattern generation, and sensing techniques. For interconnects, the fault model includes crosstalk, overshoot and electro-magnetic interference generally [1] . For power supply, the fault model mainly considers large fluctuations due to simultaneous switching [2] . Many test pattern generation methods for signal integrity has been proposed. Maximum aggressor (MA) test generation is a simple test generation method by applying identical transitions to all interconnects [4] . M\A test generation is simple and effective for RC-like interconnect structures. However, the MA fault model has been proven unable to capture the worst noise pattern when inductance is considered [5] . Multiple transition (MT) test generation is an extension of M\A test patterns to cover more capacitive or inductive coupling [5] , but the test coverage is hard to determine. Due to the complexity of inductive coupling in high speed interconnects, finding test patterns guaranteed to create the worst-case scenarios for integrity loss is almost impractical [3] .
Pseudo-random testing is one way to avoid deterministic test generation [3] , but the test quality cannot be guaranteed. Pre-characterized test pattern generation is proposed to improve the fault coverage [11] . Recently, boundary scan is adapted to be suitable for SoC interconnect signal integrity testing [5] . For signal integrity testing, special cells for receivers have been designed to monitor the signal integrity. The special cell design was then extended to include the skew noise into consideration [3] . Fig. 1 . This is the reason why V is called pseudo-exhaustively tested.
III. PE-BIST TEST CONE DETERMINATION
The proposed PE-BIST can achieve similar fault coverage as exhaustive testing but the testing time is much less. It can be utilized to test large data buses (e.g. 128-bit bus) where exhaustive testing fails. But the advantage comes at a prerequisite: the noise effect must be localized, so all major noise contributors can be included in the test cone. In this section, we will discuss the localization of noise effects for PE-BIST in terms of two major noise sources: capacitive coupling and inductive coupling.
A shield can reduce inductive noise because it supplies a current return path for the signal wire, thus reducing the coupling between signal wires [8] . At high frequencies, it is well known that the return current of a signal wire concentrates on only a few return grounds next to the signal wire. The signal wires between two shields are likely to share the same return grounds, and thus they may exhibit similar behavior in inductive coupling. With this in mind, instead of examining aggressor wires one by one as in the capacitive coupling case, we look at aggressor groups. An aggressor group is defined as a group of aggressors between two shields.
We conducted several Hspice simulations to test the noise impact of each aggressor group. We use the full RLC model [9] in our simulation. Each signal (shielding) line width is assigned 0.8 (1.6) ptm, the space between signal and signal (shielding) is assigned 0.8 (1.2) ptm, and all wires are 1mm in length, 2pm in thickness. The shielding pitch is set to 4. We use a PEEC-based extraction tool to extract the inductive parasitics for each wire segment [10] . Each segment is 250ptm in length, strictly satisfying the precision of simulation. The rising time is set to 100ps in Hspice simulations. We also used a 0.18ptm technology with a 30x driver size and 1Ox receiver size.
The aggressors are partitioned into groups separated by shields. All aggressors in the same block as the victim are assigned to group number one. The groups adjacent to group one in both sides are group number two, and so on. Fig. 2 shows an example of aggressor group number assigned according to victim 1. The noise impact by a group of aggressors is defined as the difference between the maximum and the minimum signal distortions (either glitch peak or signal delay) induced by the group of aggressors under study. The noise impact of a group of aggressors represents an upper bound of all possible noises contributed by the group of aggressors. Fig. 3 shows the normalized noise impact in peak noise to the victim by each group of aggressors, while Fig. 4 shows that for the signal delay. Before shielding insertion, the noise impact decreases very slowly. But In PE-BIST, multiple victim lines are tested simultaneously based on our test architecture. Fig. 2 
A. Test Pattern Generation
After determining the PE-BIST cone size, a LFSR can be used to generate the pseudo-exhaustive patterns under that cone size. As shown in Fig. 5 , the TPG circuit for interconnect PE-BIST contains a LFSR, an aggressor signal generator, a victim signal generator, and a PE-BIST controller. The LFSR is used to generate 0 and 1 logic values except the all-zero test pattern to satisfy the pseudoexhaustive criteria. The all-zero pattern will be generated by the PE-BIST controller as a special case. The LFSR works under half of the testing clock frequency. For every two test clock cycles, the LFSR generates one bit. Upon receiving one bit from the LFSR, the aggressor signal generator (ASG) will issue either a rising or falling transition (a two-pattern pair in two test clock cycles), which is instilled into the serial scan chain. The victim signal generator (VSG) is used to generate signals for the victim interconnect, and the signals include Q1, QO, rising and falling. Note that QI (QO) signal can be generated by giving two consecutive logic I's (O's).
The PE-BIST controller coordinates the entire test pattern generation process. It will shift in the first half cone of aggressor patterns to the scan chain. Then, it will trigger the VSG to shift in the victim patterns into the scan chain. Finally, it will shift in the other half cone of aggressor patterns into the scan chain. The victim pattern is sandwiched by these two groups of aggressor patterns.
B. Serial Chain Interface
When a test pattern is being generated, simultaneously, it is shifted into the serial scan chain bit by bit. Fig. 6 shows the serial interface when pseudo-exhaustive patterns are shifted in and out through a segment of the bus. For the illustration purpose, the pseudo-exhaustive cone size is set to 8 in this figure. We omit possible shields which stay grounded all the time, and do not influence the cone size. As we can see, when a test pattern is shifted through the interconnects, all lines will be tested by that test pattern. In this figure, two lines (driven by black cells) are tested simutaneously by patterns a and b. In the next testing cycle, both patterns will be shifted one step right, and two new victim lines will be tested by test patterns a and b. As can be imagined, after one test pattern has been shifted from the scan chain input to the scan chain output, all wires driven by the scan chain will be tested by this test pattern. Best of all, many wires are being tested simultaneously, which will greatly reduce the test time. In fact, the testing time is in the order of pseudo-exhaustive testing cone size, nearly independent of the numbers of wires in the system as discussed later in this paper. V. RESULTS AND DISCUSSION Table 1 shows the interconnect overhead due to shielding insertion versus the number of required pseudo-exhaustive test patterns. The bus width is set to 64 bits. We can see that test patterns can be greatly reduced by introducing more shields in the interconnect structure. But if shields are already present in the interconnect structure, the overhead induced by PE-BIST can be further reduced.
Due to the shift-and-shoot testing architecture, PE-BIST testing is finished once the last test pattern is shifted out of the serial chain. If the serial chain length is m and the pseudoexhaustive cone size is set to n, then the testing time is about 2(4(n+1)2 n +m). Since (n+1)2 n is generally much larger than m, the test time is only related to pseudo-exhaustive test cone size. Thus, the test time of PE-BIST is almost independent of the serial chain length (in other words, the bus width), and it can be applied to very wide buses that contain many interconnects Compared to exhaustive testing, PE-BIST uses much fewer test patterns while achieving similar results. When compared with random testing, the fault coverage of PE-BIST is guaranteed with proper shielding insertion. The patterns generated by the popular M\A fault model cannot apply well to signal integrity faults of RLC interconnects [3] . On the other hand, considering only a few aggressors in the vicinity of victims without proper shielding insertion structure will generate a big loss in testing accuracy, if the inductive effect is strong in the interconnects. For most testing schemes, the testing time is dependent on the bus size. PE-BIST achieves good test parallelism with its innovative architecture. In fact, the testing time is nearly independent of the bus size, and can be arbitrarily controlled by a powerful shielding insertion scheme. 
